IndiaStudyCenter.com

Need help about a course?
Visit CollegeZones.com

Colleges & Universities | Distance Education | Admission Notifications | Entrance Exams | Course Syllabus | Question Papers
Home / Testpapers / Jawaharlal Nehru Technological University / Under Graduate Courses / NR 310201 - Computer Organization
Set 1 - May/June 2004
Ask a question
Print this page
Jawaharlal Nehru Technological University, Hyderabad

Jawaharlal Nehru Technological University, Hyderabad

Courses, Admission Information & Eligibility

Syllabus

Testpapers

Faculties, Departments & Colleges

Who's Who at the University

JNTU Exam Results

JNTU Exam Time Tables

Notifications, Circulars & Announcements

Events, Conferences, Seminars & Workshops

JNTU - School of Continuing & Distance Education

EAMCET 2008

ECET 2007

Testpapers of Jawaharlal Nehru Technological University NR 310201 - Computer Organization - Set 1 - May/June 2004

Code No-NR- 310201

III-B.Tech. I-Semester Supplementary Examinations, May/June-2004

COMPUTER ORGANIZATION
Set No. 1
(common to EEE, ECE, EIE and ET)

Time: 3 Hours
Max. Marks: 80

Answer any FIVE questions

All questions carry equal marks

1. Convert the following binary numbers to their equivalent decimal and hexadecimal representation.

(a) 1010.0111
(b) 10.01

2. (a) Define PCI. Explain the applications of PCI.

(b) Describe any ten mandatory PCI signals.

3. Explain common addressing modes with algorithms, merits and demerits of each in detail.

4. (a) List and describe integer arithmetic and logical instructions of Motorola 88000.

(b) Discuss about functioning of Motorola 88000 instruction unit pipeline.

5. (a) Discuss about address translation in paging.

(b) How does page size effects storage utilization and effective memory data transfer rate?

6. (a) What is the transfer rate for 9-track magnetic tape unit whose tape speed is 120 inches?

(b) Elaborate about erasable optical disk.

7. Discuss about horizontal and vertical instruction formats. Also differentiate between horizontal and vertical instruction formats.

8. A pipelined processor has two branch delay slots. An optimizing compiler can fill one of these slots. 85 percent of the time and can fill second slot only 20 percent of the time. What is the percentage improvement in performance achieved by this optimization.?

Most popular pages

Business Schools - Engineering Colleges - Medical & Nursing Admissions - BEd in Distance mode - Journalism & Media Studies - IGNOU

Search this site

Enter a detailed keyword. Ex: Question Papers of Jawaharlal Nehru Technological University MCA Ist Semester