IndiaStudyCenter.comLooking for new friends?
Find one today at Asuku.com
Colleges & Universities | Distance Education | Admission Notifications | Entrance Exams | Course Syllabus | Question Papers
Home / Test Papers / IGNOU / CS12 Computer Architecture
CS12 Computer Architecture January 2001
Ask a question
Print this page
IGNOU CS-12

CS-12 Test Papers

IGNOU MCA

About IGNOU MCA Course

IGNOU MCA Syllabus

IGNOU MCA Assignments

IGNOU MCA Test Papers

IGNOU Programs

IGNOU

Courses, Admissions & Eligibility

Admission to BA International Hospitality Administration - 2008-09 Session

Admission Procedure & Schedule

Colleges, Faculties & Departments

Who's Who at the University

Re-Admission Procedure

Study Centres in India

Partner Institutions outside India

Syllabus

IGNOU Test Papers (by Course)

IGNOU Test Papers (by Paper code)

Assignments

IGNOU Exam Timetables

Notifications, Circulars & Announcements 2008

Events, Seminars & Workshops

Examination Results

IGNOU Improvement tests

Test Papers / Previous Question Papers of IGNOU CS12 Computer Architecture January 2001

ADCA / MCA (III Yr)
Term-End Examination

January, 2001

CS12 : Computer Architecture

Time: 3 hours
Maximum Marks: 75

Note : Question No. 1 is compulsory. Answer any three questions from the rest.

1(i) The execution times (in seconds) of four programs on three computers are given below:

  Execution Time (in seconds) 
  Program Computer A  Computer B  Computer C  
  P1  		1  	10 		20
  P2  1000 100 40 
  P3  500 1000 50 
  P4  100 500 100 


Assume that 100,000,000 instructions were executed in each of the four programs. Calculate the MIPS rating of each program on each of the three machines. Based on these ratings. Can you draw a clear conclusion regarding the relative performance of the three computers?

(ii) Answer the following questions:
(a) What causes a processor pipeline to be underpipelined?
(b) What are the factors limiting the degree of superscalar design?
(c) Compare the instruction set architecture in RISC and CISC processors in terms of instruction formats and addressing modes.
(d) Factors affecting cache hit ratio.

2 Compare the relative merits of the three cache memory organizations:

(i) Fully-associative cache
(ii) Set-associative cache
(iii) Sector mapping cache

3. Answer the following questions on designing scalar RISC or Superscalar RISC processors: [15]

(i) Why do most RISC integer units use 32 general-purpose registers?

(ii) What are the design tradeoffs between a large register file and a large D-cache?

(iii) Explain the relationship between the integer unit and floating point unit in most RISC processors with scalar or superscalar organization.

4. Answer the following questions on pipelining and superscalar techniques:

(i) Speed-up factors and the optimal number of pipeline stages for a linear pipeline unit.

(ii) Mechanisms for instruction pipelining. ]

5. Explain the following as applied to multiprocessors and multicomputers:

· Buffering flow control using virtual cut through routing
· Blocking flow control in warm hole routing
· Virtual networks and sub networks

6. Distinguish among the following vector processing machines in terms of architecture and performance range:

(i) Full scale vector supercomputers
(ii) High-end mainframes or near supercomputers
(iii) Minisupercomputers or supercomputing workstations

Most popular pages

Business Schools - Engineering Colleges - Medical & Nursing Admissions - BEd in Distance mode - Journalism & Media Studies - Forensic Science

Search this site

Enter a detailed keyword. Ex: Question Papers of IGNOU MCA Ist Semester